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ABSTRACT
This work will investigate the application of a statistical design tool, called 
iEDISON3.0, to the statistical design of very large scale integrated (VLSI) circuits. 
An extraction of correlation factors for process parameters is done on a set of data 
provided by MOSIS. The use of a response surface to model the worst-case 
performances of a circuit based on a small number of simulations is compared to a 
Monte Carlo verification to determine the validity of the method. The change in 
the predicted circuit performance is monitored for different circuits, as well as for 
various worst-case files. Finally, the rigorous worst-case optimization technique 
used in iEDISON3.0 is compared to the results yielded by modifying a nominal 
optimization routine to use the process parameters reported in various worst-case 
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CHAPTER 1. INTRODUCTION
As device sizes are continually scaled down, it is desirable to obtain as 
much performance out of a circuit as possible without sacrificing the yield 
and reliability of the circuit. Circuit designers must ensure that the circuit 
will pass given performance criteria under all specified conditions. To make 
sure of this, a circuit designer should design a circuit so that it can pass all of 
the performance criteria in the worst-cases. The worst-case is based on the 
assumption that the corresponding device parameters of the transistor are at 
values such that the circuit will yield the worst possible performance. The 
values of such process parameters are then represented in what is called the 
worst-case file. Much debate has occurred over what constitutes the worst- 
case scenario. Overly simplified models of the worst-case may be unrealistic 
and, therefore, overly pessimistic in their determination of circuit 
performance causing the circuit to be over designed to assure that it will work 
in every case. The dilemma occurs in how to decide on a realistic worst-case 
scenario that will not be overly pessimistic. Without some tool for guidance, 
the circuit designer has to depend on his own knowledge and experience with 
bias to determine what constitutes the worst-case scenario. Various methods 
of worst-case analysis, and yield estimation have been presented in [l]-[5], but 
no rigorous tool was developed to aid in each step of circuit design.
An alternative method of addressing this issue has been proposed in 
[6], which introduced a statistical design tool called iEDISON3.0. Further 
details on iEDISON3.0 were provided in [7]-[9]. The main finding is that the 
worst-case scenario is dependent on circuit topology, transistor sizes, and 
performance measure. This suggests that the use of distinct worst-case files is
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necessary to determine worst-case models for each measure of circuit 
performance. The method used in ÍEDISON3.0 breaks down the transistor 
parameters into two categories: designable and noise. Designable parameters 
are variables that are set by the circuit designer, for example, the transistor 
size, or the value of a resistor. Noise parameters are variables that are process 
dependent. Some examples of noise parameters are the threshold voltage of a 
transistor, oxide thickness, and mobility. The noise parameters are treated as 
random variables with a Gaussian distribution, each having a mean (p) and 
standard deviation (a) associated with it. Each variable is confined to 
variation within a limit, e.g., p+3cr. The circuit is then simulated a specified 
number of times using a circuit simulator such as SPICE to generate a 
response surface so that the statistics and the worst-case value of the 
performance measures can be estimated. This process is called worst-case 
analysis. The values of the noise parameters that yield the worst value of a 
given performance measure are collectively known as the worst-case noise 
vector, or the worst-case file.
The accuracy of the response surface technique can be compared to the 
statistics generated for the performance measure by doing a Monte Carlo 
verification with ÍEDISON3.0. The Monte Carlo technique simulates the 
circuit usually a few hundred times over the range of allowable noise 
parameter values to generate the mean, standard deviation, and worst-case 
value of each performance measure. The number of runs needed for Monte 
Carlo verification is about one to two orders of magnitude larger than that 
needed to use response surface modeling. Therefore, it is desirable to use the 
response surface technique of worst-case analysis to reduce the number of 
simulations required. The results of the Monte Carlo verification serve as the
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standard by which the response surface technique can be measured because 
the number of samples taken is so much larger.
Finally, an optimization can be performed on the circuit to determine 
the values of the designable parameters which will cause the circuit to meet 
the design requirements. IEDSION3.0 allows for two different types of 
optimizations to be performed: nominal and worst-case. In the nominal 
optimization routine, the designable parameters are the variables, while the 
noise variables are set at their nominal, or mean, values. The goal of the both 
nominal and worst-case optimization is to determine the values of the 
designable parameters that will yield the best circuit performance in terms of 
satisfying all of the design criteria. The difference between the nominal and 
worst-case optimizations is that the worst-case optimization procedure treats 
both the designable parameters and the noise parameters as variables, rather 
than keeping the noise parameters constant. This allows for new worst-case 
files to be generated as the designable parameters change. Thus, at the final 
design point, the worst-case file is valid for the designable parameters 
suggested. Therefore, using the worst-case optimization, an optimal solution 
is found where the noise parameters are at their worst-case values.
It has been observed that ÍEDISON3.0 shows significant improvement 
in estimation of worst-case circuit performances of digital circuits for given 
statistics of device parameters. However, there has been no significant study 
done to rigorously determine the means, standard deviations, and the 
correlation statistics of the noise variables. Therefore, no significant work has 
yet been done to determine the performance of ÍEDISON3.0 using data taken 
from an actual fabrication process. In addition, the concept of using 
ÍEDISON3.0 on analog circuits has not yet been explored. In this study, a 
technique will be developed to extract the means, standard deviations, and
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correlation between each pair of noise variables, and the results will be used 
to conduct a study of the performance of iEDISON3.0 on three selected analog 
circuits taken from [10] and [11]. The results of this study will show the 
accuracy of the response surface modeling method, as well as how much of a 
difference is made by using iEDISON3.0 as opposed to the conventional 
method of worst-case design. Furthermore, the variation in the worst-case 
noise vector will be monitored for different measures of circuit performance 
as well as varying transistor sizes.
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CHAPTER 2. CORRELATION EXTRACTION
Given a set of measured data, the means, standard deviations, and the 
correlation between each pair of variables can be determined. There are two 
contributing factors to the accuracy of the calculated statistics of the variables. 
The first is the reliability of the test data. If the measured data are suspect, 
then the statistics found by using such data will also be suspect. The second 
factor is the number of data samples taken. As the number of measurements 
increases, the reliability of the statistics improves. Obtaining a technology file 
developed by a company is difficult since industry secrets are valuable and, 
thus, not readily shared. Therefore, the data used for this project were 
extracted from a set of raw data measurements supplied by MOSIS for their 
test run number N35Q.1 MOSIS also provided a summary of the parametric 
test results shown in Appendix A.2 The raw data set consists of 
measurements made on nine distinct locations on each of the five wafers 
created in the lot. Therefore, there were 45 samples recorded for each of the 
measurements required to extract the statistics of the noise parameters. From 
the set of test measurements provided by MOSIS, the values of the noise 
parameters were determined. The noise parameters considered for this 
project are oxide thickness, threshold voltages of both NMOS and PMOS 
transistors, width and length reduction factors (AW and AL, respectively) of 
both NMOS and PMOS transistors, and the electron and hole mobilities.
1 The raw data are suspect because of the unreliability of the test equipment.
2 Appendix A contains only the portion of the parametric test results used for comparison 
purposes in this work.
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From the set of data provided, the threshold voltage was reported for 
varying NMOS and PMOS transistor sizes. The threshold voltages reported 
varied with the nominal width and length of the transistor. The nominal 
size used to collect samples was a length and width of 1.2 and 1.8 microns, 
respectively. These sizes were deliberately chosen to be on the order of 
magnitude of the sizes at which the simulations would be done in the study. 
This choice was significant because the threshold voltage for the NMOS 
transistors of varying sizes ranged from 0.65 V to 1.5 V, and the threshold 
voltage of the PMOS transistors of varying sizes ranged from -0.95 V to -1.5 V. 
However, most of the reported values of the threshold voltages were near the 
low ends of these respective spectra.
2.1 Oxide Thickness Calculation
To find the oxide thickness, the capacitance was measured at a 
frequency of 1 MHz with the MOS capacitor biased well into accumulation. 
The measurements were done on capacitors fabricated on n-type silicon. A 
bias of 8 V was applied to the capacitor with an ac voltage of 0.1 V 
superimposed on it. Given an area of 72,000 pm^, and that the relative 
permittivity of the oxide is 3.97, the oxide capacitance can be determined. The 
value used for the permittivity of free space (go), was 8.854e-14 F/cm. The 
general shape of the well-known ideal C-V curve for a capacitor is shown in 
Figure 1. The minimum value of the capacitance Cmin is the series 
combination of the oxide capacitance and the depletion layer capacitance. As 
the figure indicates, however, the capacitance, for a capacitor biased into 
accumulation at high frequency, is simply the oxide capacitance. This
6
Figure 2.1: High Frequency C-V Curve for an MOS Capacitor
indicates that the depletion capacitance need not be considered. Therefore, 
the oxide thickness was determined by tox = eox/{Cox ■ A)r where e0 x is the
permittivity of the oxide, and A is the area of the capacitor that was specified 
in the test setup.
2.2 Mobility Calculation
Determining the mobility of electrons and holes was done via a 
measurement of saturation current. The measurement was done with the 
gate and drain voltages both at Vdd to ensure that the device was operating in 
the saturation region. Assuming that the long channel model of drain 
current is valid, the drain current can be expressed as
Ids
k'-W 
2 L K (i)
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where k'=gnCox. Since the channel length modulation factor, lambda, was 
not reported in the parametric test results, it was assumed to be negligible. 
Thus, the channel length modulation effect has been neglected. Therefore, 
the mobility can be determined assuming that the oxide thickness and the 
threshold voltage are both represented by the means of their respective 
samples. Manipulating Equation (1) to solve for the mobility yields
This equation is then solved for each of the 45 measurements to give the 
samples of the mobilities of electrons for the NMOS device. A similar
2.3 Channel Length and Width Reduction Factor Calculation
The length and width reduction factors are less straightforward. The 
same methodology was used to extract each of the reduction factors for both 
NMOS and PMOS transistors. For the case of the length reduction factor of an 
NMOS transistor, a nominal width, W, is used and assumed to be exact. The 
nominal width used was 10.8 )i,m. A measurement was taken of the slope of 
drain current versus gate voltage. The magnitude of the drain to source 
voltage was maintained at 0.05 V to keep the device operating in the linear 
region when it was on, while the gate voltage was swept from -0.5 to 5.5 V. 
Assuming that the second-order drain-to-source voltage term is negligible,
(2)
approach is used to find the mobility of holes for the PMOS device.
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which is reasonable given the value of the drain-to-source voltage, the drain
k'-W t \current of a long channel MOSFET can be expressed a s -------\Vgs -  V,j ■ Vds.
2 * / .
The value of k' is known because the means of the oxide thickness and 
the mobility have already been determined. Differentiating both sides with 
respect to VgS yields
d L  .*  -W
dVes 2 L ds
(3)
where the partial of drain current with respect to gate voltage is the slope of 
the curve reported in the raw data set provided by MOSIS.
If we assume that L'=L+AL, where L is the target electrical channel 
length, and AL is the variation in the channel length, we have an expression 
relating the slope of the Ids vs. VgS curve to AL. If the slopes are provided for 
various channel lengths, we can plot L' versus 1/slope. Thus, if a linear 
regression is used to best fit the sampled data, the intercept on the L' axis will 
be AL. This is illustrated in Figure 2, where AL is shown to be 0.286 pm. A 
similar technique was employed in the determination of the length reduction 
factor of PMOS transistors. The width reduction factors were calculated in the 
same manner, except that the length was assumed to be exact, and the width 
was plotted versus samples of the slope reported in the data file. The means 
of these variables were then shifted slightly to concur with those values 
reported in the summary of parametric test results supplied with the raw data 
by MOSIS.
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Figure 2.2: Plot of Length Versus 1/Slope
2.4 Means and Standard Deviations of Noise Parameters
Having accumulated these samples, the means and standard 





A program was written in FORTRAN, and subsequently employed, to handle 
all of the data samples that resulted from the analysis and to efficiently
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compute their means and standard deviations. The results of these 
computations are reported in Table 2.1.
Table 2.1: Means and Standard Deviations of Noise Parameters
Variable Name Mean Value Standard Deviation
Oxide Thickness 222.0 Â 3.22 À
Vto(NMOST) 0.728 V 0.0164 V
Vto(PMOST) -0.944 V 0.0129 V
AL(NMOST) 0.2488 pm 0.02784 pm
AL(PMOST) 0.1255 pm 0.05828 pm
AW(NMOST) 0.4405 pm 0.08722 pm
AW(PMOST) 0.0538 pm 0.08826 pm
electron mobility 248.9 cm2/V-s 4.32 cm2/V-s
hole mobility 110.6 cm2/V-s 2.72 cm2/V-s
Two of the mean values seem to be somewhat unreasonable. The first 
of these is the unusually large value of the width reduction factor for NMOS 
transistors. The value of this width reduction factor becomes significant for 
transistors with small widths. However, this was the value reported in the 
summary of parametric test results provided with the raw data. Yet, to 
preserve the consistency of the results obtained from the data while keeping 
the effect of the large AW small, only transistors with widths of greater than 
10 pm will be used as nominal widths in this work. The other unexpected 
result is the low electron mobility. The expected mobility of approximately 
600 cm2/V-s is over twice that of the reported mean value. The value
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reported for k' in the parametric test results implies that the electron mobility
and each of the other noise parameters. Therefore, this result will be 
tolerated for the study, in order to preserve the consistency of the data set. 
Since the purpose of the data is to provide only a framework in which to 
conduct this study, these anomalies will have little impact on the 
determination of performance of iEDISON3.0. Furthermore, the consistency 
of the data set will be maintained by using the same values for the noise 
parameters in SPICE simulations as in iEDISON3.0.
2.5 Correlation Calculation
After the means and standard deviations had been calculated, the 
correlation between each pair of variables x and y can be computed as
This calculation was included as an extension of the program written to 
calculate the means and standard deviations. These results are reported in 
Table 2.2. The intersecting box between each pair of variables provides the 
correlation between those variables.
These statistics were used throughout the study in the use of 
iEDISON3.0. After the means, standard deviations, and correlation between 
each pair of variables were determined, iEDISON3.0 was used to do a worst- 
case analysis, a Monte Carlo verification, and a worst-case design 
optimization.
was just over 520 cm2/V-s. Shifting this result by such a large margin could 
result in loss of accuracy in the correlation data between the electron mobility
(6)
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Table 2.2: Correlation Between Each Pair of Noise Parameters
Xo4-* Vton Vtop ALn ALp AWn AWp Bn Bp
fox 1.000 0.134 0.184 0.089 -0.202 0.011 0.107 -0.387 0.166
co4->> 1.000 0.049 -0.328 -0.183 0.219 0.075 -0.295 -0.001
Vtop 1.000 0.195 -0.057 -0.117 -0.187 0.016 -0.207
ALn 1.000 0.150 -0.152 0.148 0.507 -0.563
ALp 1.000 -0.328 0.175 0.472 -0.379
AWn 1.000 -0.121 -0.010 -0.067
AWp 1.000 0.128 -0.076
l̂ n 1.000 -0.736
Bp 1.000
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CHAPTER 3. OPERATING PRINCIPLES OF IEDISON3.0
There are two input files required to use ÍEDISON3.0. A user must 
become familiar with all of the terms involved with the use of these files in 
order to use ÍEDISON3.0 efficiently.
The first input file is called the strategy file. This file informs 
ÍEDISON3.0 as to the type of analysis that is to be done and supplies 
information about the designable parameters, the noise parameters, and the 
performance criterion. A sample strategy file is provided for the CMOS 
operational amplifier in Appendix B. The task name tells the program the 
type of analysis being done. The types of analysis done in this project are a 
worst-case analysis (wean), a Monte Carlo verification (mever), a worst-case 
design optimization (wcopt), and a nominal design optimization (nomopt). 
The second type of file required is a modified SPICE file in which the values 
of the designable and noise parameters are replaced by the variable names 
specified in the strategy file. An example of this file is shown in Appendix B. 
The name of this modified SPICE file must also be recorded in the strategy 
file. The user must specify a directory for ÍEDISON3.0 to store the data in. 
The name shown in the sample file is wcan_datal. The user is also required 
to specify the number of runs, or the number of SPICE simulations, to be 
performed on the circuit.
In this strategy file, each of the designable parameters must begin with 
a 'D'; likewise the noise parameters must begin with an 'N.' The designable 
parameters are followed by three numbers. The first is the initial value that 
the parameter assumes in the analysis. The second number indicates the 
amount of allowable variation in the designable parameter during 
optimization and is expressed in terms of a percentage. Finally, the third
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number represents the termination criterion in the optimization process. 
The designable parameters are followed by a line displaying the initial design 
point which the circuit is to be simulated at. This is very significant since the 
worst-case noise vector is dependent on transistor size. The noise variables, 
differentiated into internal noise and external noise, are followed by the 
limiting values of ji-3a and p+3o, respectively. These are the bounds for the 
noise variables. In this study, the role of external noise variables, which are 
variables that are completely out of the control of the designer, are ignored. 
The correlation between each pair of internal noise variables is subsequently 
reported in a list, where the first two numbers represent the numbers in the 
order in which the two variables were recorded in the internal noise variable 
section. The third number is the correlation between the two noise variables. 
For example, in the example file, a two followed by a three represents the case 
of the correlation of the threshold of the NMOS transistors, with respect to 
the threshold voltage of the PMOS transistors.
The next section in the strategy file deals with the performance 
measures of the circuit. The performance names are followed by a field of 
four numbers and three keywords ordered in the following manner. The 
first number is simply a multiplicative constant to adjust for the units of each 
performance movement. The second number indicates the direction of 
undesirable performance. For example, a +1 for power indicates that 
increasing power is an undesirable characteristic. The third and fourth 
numbers provide a good and a bad value of the performance measure, 
respectively. The first keyword, either siminfile, or simoutfile, simply 
indicates whether the performance can be determined from a simulator input 
file or output file. In this study, an extraction routine written by the user is 
used on the simulator output files to determine each of the performance
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measures after each simulation is done. The second keyword is the type of 
performance measure. Each performance can be classified as either an 
objective or a constraint. An objective performance is a target of the 
optimization, whereas a constraint is a performance that is of secondary 
importance. For example, maximizing the ac gain of the CMOS op amp is a 
design objective, but power minimization is not. While minimizing the 
power consumption of the op amp is a goal of the design, it is not the driving 
force in the design of the circuit. Finally, the last keyword indicates whether 
the nominal or worst-case values should be used.
IEDISON3.0 generates a response surface for each of the performance 
criteria as a function of the noise parameters in a worst-case analysis. The 
report file, shown in Appendix B, returns the mean, standard deviation, 
worst-case value, and the worst-case noise vector associated with each 
performance specified in the strategy file.
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CHAPTER 4. RESULTS FOR THE RESPONSE SURFACE 
MODELING METHOD AND THE MONTE CARLO
VERIFICATION
The performance of iEDISON3.0 was studied for (i) a modified Wilson 
current mirror, (ii) a differential amplifier, and (iii) a CMOS operational 
amplifier. A worst-case analysis was done on each of these circuits followed 
by a Monte Carlo verification. In order to perform the worst-case analysis, 
iEDISON3.0 requires the two input files discussed in Chapter 3.
Using strategy files similar to the one shown in Appendix B, the 
response surface was constructed for each circuit based on between 20 and 30 
simulations. This was determined based on the number of runs required to 
do a maximally flat quadratic interpolation to generate the response surface. 
The number of runs required is bounded above and below by
n + l < r < ( n + 2 ) (7)
where n is the number of variables, and r is the number of runs. The number 
of variables, n, is the number of noise parameters in the circuit. The lower 
bound is the number of runs necessary to do a linear fit of the response 
surface. Since not all performances measure vary linearly with the noise 
parameters, a better method is preferred to fit the response surface. The upper 
bound is the minimum number of runs required to do a full quadratic fit of 
the response surface. However, in order to achieve reasonable accuracy for a 
full quadratic fit of the response surface, the number of runs should be much 
larger than this upper bound. Thus a modified technique is adopted. This 
technique, known as the maximally flat quadratic interpolation technique,
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tries to minimize the error incurred by fitting the response surface to the data. 
The reason that an upper bound exists on this technique is that no error exists 
when there are enough data points available to do a full quadratic fit. The 
number of simulations chosen for this work is the upper bound on the 
number of runs required for the maximally flat interpolation technique. 
This is done to ensure the maximum amount of reliability of the data 
extracted from the response surface.
Once the response surface has been constructed, a Monte Carlo 
sampling is done on the response surface to determine the statistics of the 
performance measure. The results of the analysis are then provided in a 
report file similar to the one shown in Appendix B for the CMOS op amp. 
The Monte Carlo verification, however, was based on 1000 simulations of 
each circuit. Since the number of samples taken by the Monte Carlo 
verification is so much larger than the number of samples taken by the 
response surface method, the statistics generated by the Monte Carlo 
verification are much more reliable, and serve as a check to determine how 
accurate the response surface technique is.
4.1 Wilson Current Mirror Circuit
The quality of the modified Wilson current mirror, illustrated in 
Figure 4.1, was based on two measures of performance: power consumption 
and how effectively the current was mirrored. The reference current was set 
at 20 |iA, the supply voltage at 5 V, and the load resistor was 1 k£l All of the 
transistors had a nominal length of 2.5 pm. The two designable parameters 
in the current mirror were the nominal widths of the top and bottom NMOS
18
Vdd
Figure 4.1: Modified Wilson Current Mirror
transistors. Since the nomenclature adopted by ÍEDISON3.0 insists that the 
names of each of the designable parameters must begin with 'D,' the names of 
the two designable parameters are D1 and D2. D1 represents the nominal 
widths of Ml and M2, and D2 represents the nominal widths of M3 and M4. 
This specification of designable parameters implies that Ml and M2 are 
matched, and that M3 and M4 are matched. In order to do a worst-case 
analysis on this circuit, both D1 and D2 were chosen to be 10 pm.
Table 4.1 shows a comparison of the means and worst-case values 
predicted by the response surface modeling technique and the Monte Carlo 
verification. The response surface was generated based on 20 simulations of
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Table 4.1: Statistics Generated for the Current Mirror
Response Surface Monte Carlo Percent Difference
Technique
Performance Mean Worst- Mean Worst- Mean Worst-
case case case
Current (pA) 20.18 20.39 20.19 20.22 0.05 0.83
Power (mW) 0.141 0.147 0.141 0.143 0.00 2.72
the circuit, while the Monte Carlo verification was based on 1000 samples of 
the circuit. The results indicate that the response surface technique 
approximates the means of the performance values of the current mirror 
very well. The mean value of the power dissipation was identical in each 
case, and the output current only varied by less than 1%. Similarly, the worst- 
case value for each of these performances is less than 1%. This occurs because 
the standard deviations of the performance measures are very small when 
compared to the mean values which are in good agreement in both 
techniques. Therefore, when a worst-case value, e.g., p ^ a, is determined, the 
resulting deviation in the worst-case prediction is small.
4.2 Differential Amplifier Circuit
The differential amplifier circuit shown in Figure 4.2 was analyzed for 
power consumption as well as for small signal voltage gain. The small signal 
voltage gain is also referred to as ac gain. The reference current of this circuit 
was set at 25 pA, and the supply voltage levels, Vdd and VSs, were set to 5 V 
and -5 V, respectively. As in the case of the current mirror, all of the
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Figure 4.2: Differential Amplifier
transistors had a nominal length of 2.5 pm. The nominal widths of the 
NMOS and PMOS transistors were the two designable parameters in the 
circuit. The nominal width of the NMOS transistors, Ml and M2, was called 
Dl. Similarly, the nominal width of the PMOS transistors, M3 and M4, was 
called D2. Dl was set to 10 pm, while D2 was set to 20 pm for the worst-case 
analysis.
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Table 4.2: Statistics Generated for the Differential Amplifier
Response Surface Monte Carlo Percent Difference
Technique
Performance Mean Worst- Mean Worst- Mean Worst-
case case case
ac Gain (dB) 35.26 34.66 35.25 34.48 0.03 0.52
Power (mW) 0.147 0.149 0.147 0.147 0.00 1.34
Again, the response surface was generated using 20 simulations, while 
the Monte Carlo verification was based on 1000 simulations of the circuit. 
The data for this test are given in Table 4.2. As in the case of the current 
mirror, the means of the performance measures are nearly identical for both 
cases. The worst-case predictions are also in very good agreement for both 
techniques.
4.3 CMOS Operational Amplifier Circuit
The measures of performance monitored for the operational amplifier 
shown in Figure 4.3 were unity gain frequency, ac gain, and power 
consumption. As in the differential amplifier circuit, the supply voltages 
were set at ±5 V. The capacitor between the output of the differential pair and 
the output node of the op amp was set at 5 pF. The bias to the gate of M10 was 
set at 3 V. The nominal length of all of the transistors was 2.5 pm with the 
exception of M10 which had a nominal length of 9.5 pm. The current 
generating transistors, M8-M11, were chosen to provide a current to be 
mirrored by M5. Since this circuit is larger than the first two circuits analyzed,
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Figure 4.3: CMOS Operational Amplifier
there were more designable parameters in the circuit. The first designable 
parameter, Dl, was the nominal width of the two PMOS transistors that make 
up the differential pair, Ml and M2. The second designable parameter, D2, 
was the nominal width of the two NMOS transistors that load the differential 
pair, M3 and M4. Third, the nominal width of the current controlling PMOS 
transistor, M5, was designated as D3. The final designable parameter, D4, was 
the nominal width of the NMOS output transistor, M6. The nominal width 
of the PMOS output transistor, M7, was set to be three times that of M6.
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Table 4.3: Statistics Generated for the Operational Amplifier
Response Surface 
Technique










0.697 0.643 0.698 0.575 0.14 10.58
ac Gain (dB) 36.15 35.61 36.17 33.63 0.06 5.56
Power (mW) 0.266 0.289 0.266 0.307 0.00 5.86
The response surface was generated based on 30 simulations of the op 
amp, while the Monte Carlo verification was based on 1000 simulations of the 
circuit. The results of the response surface technique are shown adjacent to 
the results of the Monte Carlo verification in Table 4.3. The results reinforce 
the findings of the first two circuits. The means do not vary by more than 1% 
from the response surface method to the Monte Carlo verification. The 
worst-case values, however, deviate more than in the first two cases, because 
the standard deviations for the op amp performances were larger than those 
of the two previous cases. The results are still quite good when the 
magnitudes of the numbers are observed. The worst-case value for the unity 
gain frequency deviates by less than 0.75 MHz, the ac gain deviates by less 
than 2 dB, and the power by less than 20 pW. Considering this result in 
conjunction with the results of the current mirror and the differential 
amplifier indicates that the mean and worst-case values of the response
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surface technique are both extremely reliable in comparison with those 
values reported by the Monte Carlo verification technique.
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CHAPTER 5. COMPARISON OF SPICE RESULTS AND 
IEDISON3.0 PREDICTION
Another method which was used to determine the effectiveness of 
iEDISON3.0 analyzed the worst-case predictions of circuit performance that it 
gave. If the predictions of circuit performance are the same as the results that 
occur for a single SPICE simulation, then the use of the rigorous techniques 
employed by iEDISON3.0 becomes unnecessary. Therefore, worst-case files 
had to be generated for comparison purposes between SPICE and iEDISON3.0.
The worst-case analysis performed by iEDISON3.0 on each circuit gives 
not only the worst-case circuit performances but also the worst-case noise 
vector for each measure of circuit performance. These circuit performance 
predictions are shown in Table 5.1. Table 5.2 shows the corresponding worst- 
case noise vectors for each of the performances.
Table 5.1: Worst-Case Analysis Results
Circuit Performance Type Performance Value
Current Mirror Output Current (|iA) 20.39
Current Mirror Power Consumption (mW) 0.141
Differential Amp ac Gain (dB) 34.66
Differential Amp Power Consumption (mW) 0.149
Op Amp Unity Gain Frequency (MHz) 0.643
Op Amp ac Gain (dB) 35.61
Op Amp Power Consumption (mW) 0.289
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Table 5.2: Worst-Case Noise Vectors
Circuit(Performance) Worst-Case Vector3
(Tox/V tori/V top/ALn , A L p , A W ruAW p f\in,\ip )
Curr Mirror (Current) (227.3,0.743,-0.000,0.280,0.000,0.386,0.000,248.1,000.0)
Curr Mirror (Power) (221.5,0.751,-0.000,0.257,0.000,0.587,0.000,244.5,000.0)
Diff Amp (ac Gain) (228.6,0.723,-0.937,0.284,0.056,0.417,0.054,243.7,112.4)
Diff Amp (Power) (226.4,0.765,-0.937,0.243,0.084,0.484,0.080,245.6,109.1)
Op Amp (UGF) (224.3,0.733,-0.950,0.267,0.219,0.404,0.061,253.7,105.7)
Op Amp (ac Gain) (227.1,0.729,-0.922,0.251,0.079,0.369,0.051,240.8,114.9)
Op Amp (Power) (221.0,0.717,-0.918,0.260,0.074,0.411,0.052,246.3,113.5)
The results shown in Table 5.2 indicate that there is some variation 
within the different worst-case noise vectors. To give more insight as to how 
much change occurs within these vectors, it is desirable to express the 
variation of each parameter in terms of a number of standard deviations. 
This is the distance between the highest and lowest values that appear in the 
seven reported worst-case noise vectors given in Table 5.2. This will give 
quantitative results that express the distance separating the high and low 
values that is not directly related to the reported means. The results of this 
analysis are shown in Table 5.3. From these results it is apparent that all of 
the noise variables fluctuate by at least 2.3 a  with the exception of the width 
reduction factor for PMOS transistors. This confirms what is expected of a 
worst-case analysis done by iEDISON3.0 because the assertion of the program
3Units are the same as in Table 1. Notice no PMOS values in the current mirror since there are 
no PMOS transistors in the circuit.
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is that the variation among the noise variables is significant. This is a 
significant result because it is not dependent on the data set used since the 
variation is expressed in terms of number of standard deviations. Therefore, 
this variability must be taken into consideration when attempting to extract 
the values of the circuit performances.
Table 5.3: Amount of Variation in the Noise Parameters
Variable Name Tox Vton Vtop ALn ALp AWn AWp hn Pp
Variation 2.36a 2.92a 2.49a 2.34a 2.80a 2.50a 0.33a 2.99a 3.38a
Using each of the vectors in Table 5.2 allows for simulations to be done 
using a number of different worst-case files. Each circuit was simulated with 
all of the worst-case files that iEDISON3.0 generated for that particular circuit. 
For example, the CMOS op amp was simulated three times, once using the 
worst-case file generated for unity gain frequency, once using the worst-case 
file generated for ac gain, and once using the worst-case file generated for 
power. Thus, a comparison can be done between the simulated circuit 
performances for each circuit and the iEDISON3.0 predictions to determine if 
the use of multiple worst-case files in the worst-case analysis was excessive or 
not. The simulations were done using SPICE level 2 models.
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5.1 Simulations for the Current Mirror
The results of the simulations for the current mirror are provided in 
Table 5.4. The data show that use of separate worst-case files had very little 
impact on the performances measured for the current mirror. This is evident 
because the values of output current and power dissipation for each 
simulation are virtually identical. The power dissipation was the same in the 
simulated cases as well as in the iEDISON3.0 predictions. The output current, 
however, deviated by approximately 1% between the simulations and the 
iEDISON3.0 predicted value. One interesting result is that the SPICE results 
are actually less pessimistic than the iEDISON3.0 prediction for this case. 
Therefore, for the case of the current mirror, there is not much gained by 
using iEDISON3.0 for a worst-case analysis over a single worst-case file 
because there is very little fluctuation in the values of the performance 
measures.









5.2 Simulations for the Differential Amplifier
The results for the differential amplifier are reported in Table 5.5. 
These results seem to indicate that there is little difference in the use of 
iEDISON3.0 over single simulations using SPICE. The ac gain was higher by 
about 1% using the worst-case file generated for power than for the worst-case 
file for ac-gain. Also, the power dissipated was slightly smaller using the 
worst-case file for ac gain. Although the results show very little movement 
in performance measure, there is a trend that each performance resulting 
from simulation is the worst under the worst-case file that iEDISON3.0 
predicts for it with a worst-case analysis of the circuit. This is expected because 
each performance should improve under any technology file other than the 
worst-case file that iEDISON3.0 predicts for it. The simulated results for this 
circuit, as in the case of the current mirror, compare very favorably with the 
worst-case values predicted by iEDISON3.0, only varying from those results by 
about 1%.
Table 5.5: Simulation Results for the Differential Amplifier
Worst-Case File 
Used
ac Gain (dB) Power (mW)
ac Gain 34.68 0.147
Power 35.09 0.148
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5.3 Simulations for the CMOS Operational Amplifier
The results of the simulations for the CMOS operational amplifier are 
shown in Table 5.6. The CMOS op amp is a larger circuit than for either the 
current mirror or the differential amplifier. Thus, the variation in the 
performance values can be seen somewhat more clearly in this case. The 
unity gain frequency varies among the simulations under different worst-case 
noise vectors by over 15%. Similarly, the power varies by nearly 14%, while 
the ac gain varies by slightly over 3%. These variations are significantly 
larger than those shown for the current mirror and the differential amplifier. 
This could cause the designer to be overly optimistic if only a single worst- 
case file is used. For example, if the worst-case file for power is used, the 
designer could be led to believe that the worst-case unity gain frequency is 
nearly 0.75 MHz, when, in reality, the worst-case value for unity gain 
frequency is under 0.65 MHz. The result is an overestimation in circuit 
performance for unity gain frequency by 15%. If this significant oversight is 
not corrected, the circuit will fail the performance requirements after it has 
been fabricated. This results in much wasted time and effort in the design of a 
single circuit. This example shows why it becomes essential to ensure that a 
circuit will pass the design criteria before it is ever sent to the fabrication line.
The simulated results for this circuit are not as favorable for using a 
single worst-case file as the results for the differential amplifier and the 
current mirror when compared with the predictions made by iEDISON3.0. 
The performances given in each simulation can only give the worst-case 
value for one of the three performance measures. Therefore, the reported 
values of the other two performances are not their worst-case values. As the
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ac Gain (dB) Power (mW)
Unity Gain 0.643 36.83 0.249
Frequency
ac Gain 0.720 35.61 0.281
Power 0.745 35.75 0.289
size of the circuit and the number of performance measures increase, the 
error in the use of a single worst-case file will also continue to increase. 
Therefore, the use of a single worst-case file only seems to be appropriate for 
small circuits. For large circuits, and particularly very large circuits, e.g., VLSI, 
the use of a more rigorous approach becomes necessary.
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CHAPTER 6. WORST-CASE OPTIMIZATION COMPARISON
After doing a worst-case analysis, it is desirable to determine what the 
designable parameters of the circuit should be set at in order to yield the best 
performance from each circuit. Thus, the performance of ÍEDISON3.0 was 
also measured by how much variation occurred among the designable 
parameters of the circuit when a worst-case optimization was performed on 
each of the circuits. The module used in ÍEDISON3.0 to perform a worst-case 
optimization allows for both the noise parameters and the designable 
parameters to vary during the analysis. Thus, a rigorous worst-case 
optimization is achieved with a variable worst-case noise vector accounting 
for variation in the noise variables, and the designable parameters selected so 
as to optimize all of the performance objectives. This technique will be 
referred to as method 1.
6.1 Worst-Case Optimization Using Various Worst-Case Files
A simpler method of doing an optimization is to hold the noise 
parameters at their respective worst-case values, while allowing the 
designable parameters to vary. This can be done in ÍEDISON3.0 by doing what 
is called a nominal optimization. A nominal optimization is done in 
ÍEDISON3.0 by allowing only the designable parameters to vary while the 
noise parameters are held constant at their mean values. This technique can 
be modified to make a comparison with the rigorous worst-case optimization 
routine performed by ÍEDISON3.0. The mean values of the worst-case noise 
parameters are shifted in the strategy file so that the values they assume in
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the nominal optimization are their worst-case values rather than their mean 
values. Thus, any of the proposed worst-case files for each circuit in Chapter 5 
can be employed in this technique by modifying the nominal optimization 
routine and the corresponding strategy file in ÍEDISON3.0. This technique 
will be referred to as method 2.
This technique, however, is inconsistent with the claim that the worst- 
case file is a function of transistor sizes. At the outset of the design, a circuit 
designer will not know what the designable parameters should be to yield the 
desired circuit performance. Therefore, a worst-case file cannot be 
immediately determined. Thus, as the transistor sizes vary, so will the worst- 
case file. For this study, nominal device sizes were chosen and worst-case 
files determined based on those sizes. The performance specifications were 
then set above the values predicted by the worst-case analysis, and an 
optimization was performed. To show the difference made by this 
assumption, the nominal optimization technique was modified assuming 
that the worst-case file predicted for the nominal device sizes was valid for all 
transistor sizes.
The idea is to compare the technique employed in method 1 with that 
of method 2. This will show how much error is incurred by assuming a 
single worst-case file regardless of transistor sizes. Each worst-case file shown 
in Table 5.2 was used in method 2 and subsequently compared to the worst- 
case optimization done by ÍEDISON3.0. The variance that exists among the 
resulting designable parameters selected to meet all of the required 
specifications shows the difference made by using a variable worst-case file 
rather than a fixed worst-case file.
The performance specifications for each circuit were chosen arbitrarily. 
The design of each circuit could be altered to fit different specifications, if
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necessary. For the current mirror, the output current should be no larger 
than 20.15 pA and the power dissipation less than 0.145 mW. The 
specifications for the differential amplifier are that the ac gain should be at 
least 38 dB, and again, the power dissipation less than 0.145 mW. Finally, for 
the op amp, the unity gain frequency should be at least 1.5 MHz, the ac gain 
should be at least 65 dB, and the power dissipated by the circuit should be less 
than 0.25 mW. These specifications are also summarized in Table 6.1.
Table 6.1: Specifications for Example Circuits
Circuit Performance Type Requirement
Current Mirror Current < 20.15 pA
Current Mirror Power < 0.145 mW
Differential Amplifier ac Gain >38 dB
Differential Amplifier Power < 0.145 mW
CMOS Op Amp Unity Gain Frequency >1.5 MHz
CMOS Op Amp ac Gain > 65 dB
CMOS Op Amp Power < 0.25 mW
The results of methods 1 and 2 are shown in Table 6.2. The designable 
parameter definitions are as reported in Sections 4.1-4.3. The corresponding 
circuit performances for each method are given in Table 6.3. These values 
were verified with a worst-case analysis to ensure that the circuit 
performances reported by the optimization routines were accurate. The rows 
labeled with a circuit performance indicate that method 2 was used with the 
worst-case file corresponding to that performance measure. The row for each 
circuit labeled worst-case optimization corresponds to an actual worst-case
35
Table 6.2: Circuit Optimization Comparison
Operational Amplifier
Worst-Case Type D1 D2 D3 D4
(pm) (Pm) (pm) (pm)
Unity Gain Frequency 31.20 8.90 16.90 5.10
ac Gain 31.08 4.64 20.76 4.08
Power 31.08 10.32 18.11 4.08
Worst-Case Optimization 31.08 7.80 16.14 4.08
Percent Change (%) 0.38 40.51 22.25 20.00
Differential Amplifier
ac Gain 24.96 7.28
Power 24.96 7.2
Worst-Case Optimization 24.96 6.56
Percent Change (%) 0.00 9.89
Current Mirror
Output Current 4.08 20.76
Power 5.12 17.30
Worst-Case Optimization 12.97 28.92
Percent Change (%) 68.54 40.18
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Table 6.3: Performance Values for Design Optimization
CMOS Op Amp







Unity Gain Freq. 1.89 68.56 0.193
ac Gain 2.92 68.79 0.233
Power 2.53 69.11 0.225






ac Gain 38.58 0.145
Power 38.95 0.145








Worst-Case Opt. 20.15 0.137
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optimization using ÍEDISON3.0. The final row for each circuit, labeled 
percent change, is a comparison showing how much difference there is 
between the two methods. In this row, the value reported for the method 2 
trials that is farthest away from the value for the rigorous worst-case 
optimization of ÍEDISON3.0 is used for the comparison.
Table 6.2 indicates how closely the results of method 2 approximate the 
rigorous worst-case analysis performed by ÍEDISON3.0. Table 6.3 simply 
indicates that all of the design criteria were met with the lone exception of the 
ac gain for the worst-case analysis. The ac gain was maximized at 58.29 dB, 
while the other two performance criteria were met.
For the op amp, the agreement over D1 is quite good among the runs 
for the two various types of optimization showing a change of less than 1%. 
The other designable parameters, however, show a large dependency on the 
type of optimization performed. The second designable parameter changed by 
over 40% while both the third and fourth designable parameters changed by 
over 20%. This indicates that there is a strong dependency of the designable 
parameters on the type of optimization used for the op amp.
The agreement between the designable parameters in the differential 
amplifier case is actually quite good for both of the optimization methods. 
The first designable parameter shows no change at all, while the second only 
varies from the worst-case optimization method by less than 10%. Thus, if an 
error of 10% can be tolerated for the designable parameters of the differential 
amplifier, method 2 can be used. For the CMOS op amp, however, the error 
that must be tolerated among the designable parameters can be over 40%. 
This could be because there are fewer designable parameters in the differential 
amplifier as well as fewer performance requirements that must be achieved.
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In the case of the current mirror, the designable parameters appear to 
range quite a bit depending on the method of optimization chosen. As in the 
case of the op amp circuit, both of the designable parameters vary by over 
40%, and in the case of the first designable parameter, by over 65%. Thus, 
very large error must be tolerated in order to use method 2.
One common result for each circuit was the general movement of the 
designable parameters with respect to their nominal values. For most of the 
cases studied, regardless of the worst-case file, or the optimization technique, 
if a designable parameter is scaled up or down in one case from its nominal 
value, it is scaled in the same direction for all of the cases. Thus, method 2, 
while not able to provide accurate results in each case, is able to provide the 
direction of scaling required for the designable parameters to optimize the 
circuit performances. If the inaccuracy incurred by the use of method 2 can be 
tolerated, then it may be used to obtain the optimal values of the designable 
parameters for the circuit.
6.2 Worst-case Optimization Using a Single Worst-Case File
Another method of selecting a worst-case file is to choose from among 
the worst-case files for each of the performance measures. The subsequent 
simulations can then be performed using a single worst-case file. Using this 
procedure, however, will introduce some error into the worst-case results of a 
simulation, and, therefore, cause some error in the optimization of the 
circuit. Thus, once again, the goal is to determine if there is significant 
variation among the designable parameters of the optimized circuit. For this 
study, the worst-case file generated for the ac gain of the CMOS operational
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Worst-Case Type D1 D2 D3 D4 D1 D2 D1 D2
Op Amp AC Gain 31.08 4.64 20.76 4.08 17.28 10.24 5.12 17.28
Worst-Case Optimization 31.08 7.80 16.14 4.08 24.96 6.56 12.97 28.92
Percent Change (%) 0.0 40.5 22.3 0.0 30.8 65.9 60.5 40.2
amplifier was chosen as the single worst-case file used in simulating each of 
the circuits. Table 6.4 shows the change in the designable parameters of the 
circuit for the worst-case optimization and method 2 done using the single 
worst-case file for all of the circuits.
Table 6.4 indicates that using a single worst-case file for all of the 
circuits introduces some anomalies into the results of the circuit design. 
Even among the op amp performances, the performance of method 2 is not 
very good because the second designable parameter changes by over 40% 
when compared to the results for the worst-case optimization technique. The 
results for the differential amplifier are also poor. By using multiple worst- 
case files, the results for the differential amplifier were quite good as the 
variation in designable parameters was under 10%. Using a single worst-case 
file for the differential amplifier caused the first designable parameter to 
change by over 30%, and the second by over 65%. Similarly for the current 
mirror, both of the designable parameters change by over 40%. Therefore, the 
tolerance for error must be very large for the use of a single worst-case file in 
method 2 for each circuit. Furthermore, the trend that was seen in the use of
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multiple worst-case files is lost, in that the scaling direction from the nominal 
values of the designable parameters is not correctly predicted in some cases.
The best way is to design the circuit rigorously with the worst-case 
optimization tool in iEDISON3.0. However, the conclusion reached based on 
Table 6.2 is reinforced here, which is that if some accuracy can be sacrificed, 
the less rigorous methodology can be used. The results of this test also show 
that the use of a single worst-case file is not such a bad approximation 
opposed to using different worst-case files for each measure of performance if 
method 2 is to be used.
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CHAPTER 7. CONCLUSIONS
This study explored the usefulness of iEDISON3.0, which is a statistical 
design tool for VLSI circuits. Before iEDISON3.0 could be used however, a 
correlation extraction had to be done based on a set of raw data measurements 
provided by MOSIS. Although the data is not fully reliable, its main purpose 
is to provide an environment suitable to evaluating the performance of 
iEDISON3.0, and can be easily replaced by any data set generated for the 
process parameters of a given technology. From the test measurements 
provided, 45 samples of each of the noise variables were obtained to 
determine the means, standard deviations, and the correlation between each 
pair of noise variables. These statistics were then used as part of an input file 
generated to test iEDISON3.0.
The response surface modeling technique employed by iEDISON3.0 
was evaluated by the use of Monte Carlo verification. The response surfaces 
were generated by doing only 20-30 simulations of each circuit, as required by 
the maximally flat quadratic interpolation technique, using SPICE level 2. 
The Monte Carlo verification was based on 1000 simulations of each circuit. 
The results show that the mean values of each of the circuit performance 
measures agree within 1% when using the response surface method as 
compared to the Monte Carlo verification. The worst-case values of the 
circuit performances varied by less than 2% for the current mirror and the 
differential amplifier, and by less than 11% in the CMOS op amp. When the 
magnitudes of the performance levels are considered, the deviation between 
performances in each circuit was small. The benefit for tolerating the small
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error induced by the response surface method is the saved time by reducing 
the number of required simulations.
The worst-case files generated by iEDISON3.0 were shown to change 
with circuit type and performance measure. All of the noise variables varied 
by over twice their respective standard deviation with the single exception of 
the width reduction factor of PMOS transistors, which only varied by a third 
of its standard deviation. The use of different worst-case files to simulate 
each circuit had little impact on the performance measures of the current 
mirror and the differential amplifier. The performances for these circuits 
varied by less than 1%. These performances also varied from a worst-case 
analysis done with iEDISON3.0 by less than 1%. Elowever, the simulations 
for the CMOS op amp circuit showed a larger amount of fluctuation in the 
performances. The largest amount of variation was 15% in the case of the 
unity gain frequency. This variability could be attributed to the fact that the 
op amp contains more transistors than either of the first two. This trend 
indicates that as the size of the circuit increases, so does the error incurred by 
the use of a single worst-case file for a worst-case analysis. Therefore, as the 
circuit size increases, it becomes essential to use different worst-case files for 
each performance measure.
Finally, the optimization procedures used by iEDISON3.0 were studied. 
The worst-case optimization routine considers the variability of both 
designable and noise parameters in each circuit, whereas the nominal 
optimization routine only considers the variability of the designable 
parameters of each given circuit. The first technique is a worst-case 
optimization of each circuit. This technique was called method 1. The 
nominal optimization routine in iEDISON3.0 was modified to effectively 
optimize the designable parameters by shifting the means of the noise
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variables in the strategy file so that they are at their worst-case value. Thus, 
during each simulation, the values of the noise parameters are set at their 
worst-case values as reported in the worst-case analysis. This technique for 
optimizing the circuit was called method 2. This provided a basis to test the 
worst-case optimization routine within ÍEDISON3.0. By using method 2, 
designable parameters that were reported were over 40% off from those 
reported by using method 1. However, the direction of the designable 
parameters reported, with respect to the nominal values, indicated by method 
2, was consistent with that of the worst-case analysis of ÍEDISON3.0. 
Therefore, the usefulness of the method 2 technique lies more in its ability to 
predict the direction rather than the values of the designable parameters 
when a circuit optimization is performed.
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APPENDIX A MOSIS PARAMETRIC TEST RESULTS
This appendix contains a portion of the parametric test results supplied by 
MOSIS for their run N35Q.
MOSIS PARAMETRIC TEST RESULTS
RUN: N35Q / QUESTION VENDOR: HP-NID
TECHNOLOGY: SCN FEATURE SIZE: 1.2um
I. INTRODUCTION. This report contains the lot average results obtained 
by MOSIS from measurements of the MOSIS test structures placed on this 
fabrication run. The SPICE parameters obtained from similiar 
measurements on a representative wafer from this run are also attached.
COMMENTS: This looks like a typical Hewlett Packard CMOS34/AMOSI 
run.
II. TRANSISTOR
PARAMETERS: W/L N-CHANNEL P-CHANNEL UNITS
Vth (Vds=.05V) 1.8/1.2 .728 -.944 V
Vth (Vds=.05V) 10.8/1.2 .698 -.917 V
Idss (Vgds=5V) 3235.0 -1285.0 uA
Vpt (Id=1.0uA) 13.8 -12.0 V
Vth (Vds=.05V) 10.8/10.8 .723 -.937 V
Vbkd (Ij=1.0uA) 13.9 -12.5 V
Gamma .498 .537 VA0.5
(2.5v/5.0v)
Kp 43.2 -13.8 uA/VA2
(Uo*Cox/2)
Delta Length .244 .125 urn
Delta Width .443 .059 urn
(Effective=Drawn-Delta)
COMMENTS: Delta length includes the mask sizing of 0.2um (from 1.2 drawn 
to 1.0 mask).




PARAMETERS: GATE N + ACTIVE P + ACTIVE UNITS
Vth (Vbs=0,I=luA) Poly 18.1 -19.7 V
COMMENTS: These parameters seem normal.
IV. PROCESS N P METAL METAL
PARAMETERS: POLY DIFF DIFF 1 2 UNITS
Sheet Resistance 25.0 99.8 115.5 .061 .040 Ohm/sq
Width Variation .212 — .372 .352 .018 um
(Measured - Drawn) 
Contact Resist. 
(Metal 1 to Layer)
14.64 65.21 45.87 — .083 Ohms
Gate Oxide 
Thickness: — 212. — — — Angst.















.063 .295 .668 .038 .025 — fF/umA2
Area Cap 
(Layer to Poly)
— — — .060 .027 1.332 fF/umA2
Area Cap 
(Layer to Metall)
— — . . . . .050 fF/umA2










Vinv, K = 1
Vinv, K = 1.5
1.86 V 
2.08 V
Vlow, K = 2.0 
Vhigh, K = 2.0 
Vinv, K = 2.0 





Ring Oscillator Frequency 73.75 MHz (31 stages @ 5.0 V)
COMMENTS: The ring oscillator frequency is typical.
N35Q SPICE LEVEL 3 PARAMETERS
.MODEL CMOSN NMOS LEVEL=3 PHI=0.600000 TOX=2.1200E-08 
+ XJ=0.200000UTPG=1 VTO=0.7860 DELTA=6.9670E-01 LD=1.6470E-07 
+ KP=9.6379E-05 UO=591.7 THETA=8.1220E-02 RSH=8.5450E+01 
+ NSUB=2.7470E+16 NFS=1.98E+12 VMAX=1.7330E+05 ETA=4.3680E-02 
+ GAMMA=0.5863 KAPPA=1.3960E-01 CGDO=4.0241-10 CGSO=4.0241E-10 
+ CGBO=3.6144E-10 CJ=3.8541E-04 MJ-1.1854 CJSW=1.3940E-10 
+ MJSW=0.125195 PB=0.800000
* Weff = Wdrawn - Delta_W
* The suggested Delta_W is 4.2460E-07
.MODEL CMOSP PMOS LEVEL=3 PHI=0.600000 TOX=2.1200E-08 XJ-0.200000U 
+ TPG=-1 VTO=-0.9056 DELTA=1.5200E+00 LD=2.2000E-08 KP=2.9352E-05 
+ UO=180.2 THET A=1.2480E-01 RSH=1.0470E+02 GAMMA=0.4863 
+ NSUB=1.8900E+16 NFS=3.46E+12 VMAX=3.7320E+05 ETA=1.6410E-01 
+ KAPPA=9.6940E+00 CGDO=5.3752E-ll CGSO=5.3752E-ll 
+ CGBO=3.3650E-10 CJ=4.8447E-04 MJ=0.5027 CJSW=1.6457E-10 
+ MJSW=0.217168 PB=0.850000
* Weff = Wdrawn - Delta_W
* The suggested Delta_W is 3.4640E-07
Figure A.l (cont.)
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APPENDIX B: SAMPLE INPUT AND OUTPUT FILES FOR
IEDISON3.0








DW1 15 20 0.1
DW3 10 20 0.1
DW5 10 20 0.1


























































ugf 1.0e-6 -1.0 
ac_gain 1.0 -1.0
power 1.0e3 1.0


















mos amplifier circuit 
vdd 1 0 dc +5.0 
vee 2 0 dc -5.0 
vbias 11 0 dc 3.0 
vp 8 0 dc 0 
vn 9 0 ac 1 180
ml 5 8 4 4 pe w=$DWl + Ndeltawp$u 1=$2.5 + Ndeltalp$u 
m2 6 9 4 4 pe w=$DWl + Ndeltawp$u 1=$2.5 + Ndeltalp$u 
m3 5 5 2 2 ne w=$DW3 + Ndeltawn$u 1=$2.5 + Ndeltaln$u
m4 6 5 2 2 ne w=$DW3 + Ndeltawn$u 1=$2.5 + Ndeltaln$u
m5 4 3 1 1 pe w=$DW5 + Ndeltawp$u 1=$2.5 + Ndeltalp$u
m6 7 6 2 2 ne w=$DW6 + Ndeltawn$u 1=$2.5 + Ndeltaln$u
m7 7 3 1 1 pe w=$3.0*DW6 + Ndeltawp$u 1=$2.5 + Ndeltalp$u 
m8 3 3 1 1 pe w=$DW5 + Ndeltawp$u 1=$2.5 + Ndeltalp$u 
m9 3 10 2 2 ne w=$5+Ndeltawn$u 1=$2.5 + Ndeltaln$u 
mlO 10 11 1 1 pe w=$2.5 + Ndeltawp$u 1=$9.5 + Ndeltalp$u 
m il 10 10 2 2 ne w=$5 + Ndeltawn$u 1=$2.5 + Ndeltaln$u 
cl 12 6 5pF 
rcomp 12 7 IK
.model ne nmos level=2 nsub=1.0el5 tox=$Ntox$e-10 uo=$Nun$ 
+ld=0.3e-6 pb=0.8 js=1.0e-8 phi=0.6 vto=$Nvton$ cj=0.08e-3 mj=0.5 
+cjsw=0.5e-9 mjsw=0.33 theta=0.028 xj=0.6e-6 
.model pe pmos level=2 nsub=1.0el6 tox=$Ntox$e-10 uo=$Nup$ 
+ld=0.3e-6 pb=0.8 js=1.0e-8 phi=0.6 vto=$Nvtop$ cj=0.2e-3 mj=0.5 
+cjsw=1.5e-9 mjsw=0.33 theta=0.028 xj=0.6e-6
Figure B.2 Sample Modified SPICE File for the CMOS Op Amp
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Number of runs for initial model = 30 
Worst-case Analysis 
Design Point :
DW1 = 15 
DW3 = 10 
DW5 = 10 
DW6 = 10 
DCAP = 5
External Noise Parameter Vector :
Number of runs = 30 
Model Option = 9 
Performance measure : ugf
Quadratic Response Surfaces 
Mean of performance = 0.697217 
Standard deviation of performance = 0.01822 
Worst-case value = 0.642557 
Worst-case Transformed Noise vector :
-0.530214 0.121038 0.251989 0.40997 0.0640656 -0.0021698
0.0150548 -0.0805634 -0.826314
Probabilistic Distance = 9.08468 
Worst-case value = 0.642557 
Worst-case Noise Parameter Vector :
Ntox = 224.304 
Nvton = 0.732998 
Nvtop = -0.949942 
Ndeltaln = 0.266723 
Ndeltalp = 0.218915 
Ndeltawn = 0.40435 
Ndeltawp = 0.0614715 
Nun = 253.65 
Nup = 105.679
Probabilistic Distance = 9.08468
Figure B.3 Sample Report File for the CMOS Op Amp
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Simulation results at worst-case point 
ugf = 0.64349
Performance measure : ac_gain
Quadratic Response Surfaces 
Mean of performance = 36.1483 
Standard deviation of performance = 0.181074 
Worst-case value = 35.6051 
Worst-case Transformed Noise vector :
0.148058 -0.0819035 0.0492031 -0.224747
-0.631484 -0.120322 0.0422313 0.751009
Probabilistic Distance = 8.82808 
Worst-case value = 35.6051 
Worst-case Noise Parameter Vector :
Ntox -  227.117 
Nvton = 0.72852 
Nvtop = -0.922097 
Ndeltaln = 0.251227 
Ndeltalp = 0.0786826 
Ndeltawn = 0.369131 
Ndeltawp = 0.0511641 
Nun -  240.801 
Nup = 114.886
Probabilistic Distance = 8.82808





Performance measure : power
Quadratic Response Surfaces 
Mean of performance = 0.266007 
Standard deviation of performance = 0.00750262 
Worst-case value = 0.288515 
Worst-case Transformed Noise vector :
0.512231 -0.275673 -0.0365479 -0.455018
-0.406013 -0.118239 0.109868 0.25016
Probabilistic Distance = 9.83614
Worst-case value = 0.288515
Worst-case Noise Parameter Vector :
Ntox = 221.047 
Nvton = 0.717442 
Nvtop = -0.918492 
Ndeltaln = 0.259751 
Ndeltalp = 0.0740731 
Ndeltawn = 0.411106 
Ndeltawp = 0.0522047 
Nun = 246.314 
Nup = 113.536
Probabilistic Distance = 9.83614
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